



## The Delphion Integrated View

Get Now:  PDF | [More choices...](#)

Tools: [Annotate](#) | [Add to Work File](#) | [Create new Work File](#)

View: [INPADOC](#) | Jump to: [Top](#)

Go to: [Derwent...](#)

[Email this to a friend](#)

### >Title: JP8204573A2: CODE CONVERSION METHOD

Country: JP Japan

Kind: A

Inventor: MITSUI YOSHITAKA;

Assignee: MATSUSHITA ELECTRIC IND CO LTD  
[News, Profiles, Stocks and More about this company](#)



View Image

Published / Filed: 1996-08-09 / 1995-01-26



1 page

Application Number: JP1995000010570



IPC Code: H03M 7/14; G06F 11/10; G11B 20/10; G11B 20/18;

Priority Number: 1995-01-26 JP1995000010570

Abstract:

PURPOSE: To improve the conversion rate and the error detection capability by simultaneous execution of encoding for shift error detection and encoding to a run length limit code.

CONSTITUTION: Input data is converted into an error correction code by an ECC encoder 1, and this code is converted into a shift error control RLL by a shift error control RLL encoder 2 based on a conversion table. This RLL is precoded by a precoder 3 and is recorded in a recording system. The code read out from the recording system 4 passes an equalization detector 5 and is converted into the original error correction code by a shift error control RLL decoder 6. In this case, one-bit shift error extended to two code words is corrected by the decoder 6; and in the case of one-bit shift error in one code word, a pointer is set to the bit where there is the probability of error, and it is sent to an ECC decoder 7, and the pointer is referred to perform the error correction processing, and reproduced data is outputted. Thus, one-bit shift error in one block is detected, and the correction code of one-bit shift error extended to two blocks is generated.

COPYRIGHT: (C)1996,JPO

Family: None

Other Abstract Info: DERABS G96-418639 DERG96-418639



Nominate this for the Gallery...